IEEE standard for shared-data formats optimized for scalable coherent interface (SCI) processors.
Read Online
Share

IEEE standard for shared-data formats optimized for scalable coherent interface (SCI) processors.

  • 97 Want to read
  • ·
  • 62 Currently reading

Published by Institute of Electrical and Electronics Engineers in New York .
Written in English

Subjects:

  • Computer architecture -- Standards.,
  • Microprocessors and microcomputers -- Standards.,
  • Fiber optics -- Standards.,
  • Microprocessors -- Programming -- Standards.

Book details:

Edition Notes

Other titlesScalable coherent interface (SCI)., SCI.
Statementsponsor, Microprocessor and Microcomputer Standards Committee of the IEEE Computer Society.
SeriesIEEE std -- 1596.5-1993., IEEE std -- 1596.5-1993.
ContributionsIEEE Computer Society. Microprocessor and Microcomputer Standards Committee., Institute of Electrical and Electronics Engineers.
The Physical Object
Paginationx, 82 p. :
Number of Pages82
ID Numbers
Open LibraryOL21834397M
ISBN 101559373547

Download IEEE standard for shared-data formats optimized for scalable coherent interface (SCI) processors.

PDF EPUB FB2 MOBI RTF

Formats for interchanging integer, bit-field, and floating point data between heterogeneous multiprocessors in a Scalable Coherent Interface (SCI) system are specified. The defined data formats can also be used to share data among multiprocessors on other bus standards that support the read, write, and lock transaction set defined by IEEE Std. IEEE Std IEEE Standard for Shared-Data Formats Optimized for Scalable Coherent Interface (SCI) Processors. The Institute of Electrical and Electronics Engineers, Inc. () Google ScholarCited by: Standard for Shared-Data Formats Optimized for Scalable Coherent Interface Processors (ANSI/IEEE) () ISBN Google Scholar 5. IEEE Standard Author: Volker Lindenstruth, David B. Gustavson. The Scalable Coherent Interface or Scalable Coherent Interconnect (SCI), is a high-speed interconnect standard for shared memory multiprocessing and message goal was to scale well, provide system-wide memory coherence and a simple interface; i.e. a standard to replace existing buses in multiprocessor systems with one with no inherent scalability and .

29th International Conference on Data Engineering [book of abstracts] Standards related to Data Engineering Back to Top. IEEE Application Guide for Distributed Digital Control and Monitoring for Power Plants. IEEE Standard for Shared-Data Formats Optimized for Scalable Coherent Interface (SCI) Processors. The Scalable Coherent Interface or Scalable Coherent Interconnect (SCI), is a high-speed interconnect standard for shared memory multiprocessing and message goal was to scale well, provide system-wide memory coherence and a simple interface; i.e. a standard to replace existing buses in multiprocessor systems with one with no inherent scalability and Website: The Scalable Coherent Interface was developed by a num- ber of high-performance-bus designers and system archi- tects that had come to understand the fundamental limits. The SCI physical layer API does n ot impose any restrictions. IEEE Standard for Shared-Data. Formats Optimized for Scalable Coherent Interface (SCI) Processors.

The Scalable Coherent Interface or Scalable Coherent Interconnect (SCI), was a high-speed interconnect standard for shared memory multiprocessing and message passing used in the s. The goal was to scale well, provide system-wide memory coherence and a simple interface; i.e. a standard to replace buses in multiprocessor systems without the inherent . IEEE. ANSI/IEEE standard for binary floating point arithmetic: Standard IEEE Press, Piscataway, N.J. IEEE. ANSI/IEEE standard for radix independent floating point arithmetic: Standard IEEE Press, Piscataway, N.J. IEEE. IEEE standard for shared-data formats optimized for scalable coherent interface (SCI. high-bandwidth memory interface based on scalable coherent interface (sci) signaling technology (ramlink) ieee shared-data formats optimized for scalable coherent interface (sci) processors: iso/iec tr The full-map protocol proposed by Censier and Feautrier is the earliest and the best example which illustrates the role of a directory and the cache coherence protocol. It uses directory entries with one presence bit per processor and a status bit as shown in Fig. bit represents the presence of the data in the cache of the corresponding processor (absent or present).Author: Yunseok Rhee, Joowon Lee.